Regviz

Silicon Labs /EFR32MG24A110F1024IM48 /RAC_NS /IFADCCAL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as IFADCCAL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32BG22C112F352GM32/RAC_S/IFADCCAL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (rccal_disable)IFADCENRCCAL 0 (SYmode)IFADCTUNERCCALMODE 0IFADCTUNERC 0IFADCRCCALCOUNTERSTARTVAL

IFADCTUNERCCALMODE=SYmode, IFADCENRCCAL=rccal_disable

Fields

IFADCENRCCAL

IFADCENRCCAL

0 (rccal_disable): undefined

1 (rccal_enable): undefined
IFADCTUNERCCALMODE

IFADCTUNERCCALMODE

0 (SYmode): undefined

1 (ADCmode): undefined
IFADCTUNERC

IFADCTUNERC
IFADCRCCALCOUNTERSTARTVAL

IFADCRCCALCOUNTERSTARTVAL

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data